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Abstract—Silicon bandgap limits the reduction of operation 
voltage when downscaling device sizes. This increases the 
electrical field within a device and hot carrier aging (HCA) is 
becoming an important reliability issue again for some CMOS 
technologies. For nano-devices, there are a number of challenges 
for characterizing their HCA: the random charge-discharge of 
traps in gate dielectric causes ‘within-a-device-fluctuation 
(WDF)’, making the parameter shift uncertain after a given HCA. 
This can introduce errors when extracting HCA time exponents 
and it will be shown that the lower envelope of the WDF must be 
used. Nano-devices also have substantial device-to-device 
variation (DDV) and multiple tests are needed for evaluating their 
standard deviation, σ, and mean value, µ. Repeating the 
time-consuming HCA tests is costly and a voltage-step-stress 
method is applied to reduce the number of tests by 80%. For a 
given number of devices under tests (DUTs), there is little 
information on the accuracy of the extracted σ and µ. We will 
develop a method to provide this information, based on the 
defect-centric model. For 40 DUTs with an average of 10 traps per 
device, the extracted µ and σ has an accuracy of ±14% and ±24% 
respectively with a 95% confidence. 
 
Index terms: Hot carriers, Aging, Device-to-device variations, Time 
dependent variations, BTI, Random Telegraph Noise, Instabilities, 
Fluctuation, Reliability, Defects. 
 
I. INTRODUCTION 
 
n 1980s, hot carrier aging (HCA) was the most important 
reliability issue as downscaling device size without reducing 
operation voltage, Vdd, increases electrical field within the 
device [1]-[3]. HCA was alleviated since 1990s, because of the 
reduced Vdd. As Vdd approaches the limit imposed by the 
silicon bandgap, downscaling the channel length leads to a 
rapid rise of HCA [4]-[6]. It has been reported that, for some 
CMOS technologies, HCA can even be more severe than bias 
temperature instabilities [4]-[6] and HCA has been revisited by 
many researchers recently [4-17]. There are important 
differences between the HCA of nano-devices and the classical 
HCA in 1980s. For example, the worst HCA used to occur 
under Vg~Vdd/2, but HCA of nano-devices under 
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Vg=Vd=Vdd is substantially higher than that under Vg~Vdd/2 
[5,9,11]. It is proposed that the HCA of nano-devices is driven 
by carrier energy and carrier-carrier interaction [11,14,16,17] 
and multi-vibration excitation [11] play important roles. The 
objective of this work is to investigate some key issues in 
characterizing the HCA of nano-nMOSFETs. 
The HCA kinetics follows a power law against both stress 
time and biases [1,18], 
 
𝐻𝐶𝐴 = 𝐶 𝑉𝑚𝑡𝑛,      (1) 
 
where C is a constant. To predict the long term HCA under 
operation Vdd, it is important to extract the exponent, m and n, 
accurately, but there are a number of challenges for this 
extraction from nano-devices. In our recent iedm work [5], we 
addressed two key issues:  
(i) In the presence of ‘within-a-device-fluctuation (WDF)’ 
[19,20] for nano-devices, one must use the lower envelope of 
the WDF when extracting the time exponent. 
 (ii) The device-to-device variation (DDV) requires 
repeating the tests many times to obtain the statistical properties 
[21,22]. Aging tests are time consuming and its repetition is 
costly. The voltage step stress technique can reduce the number 
of tests by 80%. 
In this work, in addition to describe the above two issues in 
more details, we extend the iedm work [5] by addressing 
another two key issues:  
(iii) The accuracy of the evaluated standard deviation, σ, and 
the mean value, µ, of DDV increases with the number of 
devices under tests (DUTs). In practice, however, the number 
of DUTs is limited by test time. When a limited number of 
DUTs is used for evaluating σ and µ, there is little information 
on their accuracy. For the first time, we will develop a method 
for estimating their accuracy against the number of DUTs.  
(iv) During HCA, positive bias temperature instability 
(PBTI) occurs near the source [12]. The effect of PBTI on the 
kinetics of HCA will be assessed. 
 
II. DEVICES AND EXPERIMENTS 
 
The MOSFETs used were fabricated by a 28 nm planar 
CMOS technology. The channel length and width are 27 ×90 
nm with HK/metal gate. A wide channel length of 900 nm was 
also used, reducing the device-to-device variation to <±8%. 
The gate dielectric stack consists of a Hafnium oxide and a 
SiON interfacial layer with a 1.2 nm equivalent oxide 
thickness. 
The HCA was carried out under Vg=Vd at 125 ºC, rather 
than room temperature, as it was reported that HCA increases 
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with temperature for modern CMOS nodes [12,23]. The 
threshold voltage, Vth, was monitored from the Vg shift under 
a fixed drain current of 100 nA×W/L [5,24]. The nano-meter 
devices have an as-fabricated DDV at time zero. Some 
researchers reported no correlation between the time-zero DDV 
and time-dependent DDV [22], while others observed a weak 
correlation [25]. In this work, the effect of this time-zero DDV 
on the follow-on time-dependent DDV is taken into account by 
using the time-zero Id-Vg of each device as its own reference. 
For the planar CMOS process used in this work, HCA is more 
severe for nMOSFETs than for pMOSFETs when stressed 
under |Vg|=Vd| [11], so that this work will focus on the HCA of 
nMOSFETs. 
Fig. 1(a) shows a typical aging process for a 27 × 90 nm 
device, where the data were recorded by an oscilloscope at a 
sampling rate of 106 points/sec, giving a time resolution of 1 µs, 
which is fast enough to capture the charge-discharge of traps in 
gate dielectric [26]. 
 
 
 
Fig. 1. (a) HCA(Vg=Vd=1.3V) of two W=90nm devices shows large DDV. 
WDF, UE, and LE is ‘within-a-device-fluctuation’, the upper- and the lower- 
envelope. (b) shows the simplest form of WDF: a two level RTN. The ‘DC’ 
marked out the average value within 10 ms, as used in a typical SMU.  
 
III. RESULTS AND DISCUSSIONS 
A. Extraction of time exponents, n 
Some typical HCA results are plotted against stress time for 
two nano-devices in Fig. 1(a). In addition to a substantial DDV, 
there is a considerable within-a-device-fluctuation (WDF) 
[19,20]. This fluctuation is not caused by the soft breakdown of 
the gate dielectric, since the gate current is two orders of 
magnitude less than the fluctuation in the drain current. 
Moreover, in its simplest form, the WDF only has two-levels, a 
signature of random telegraph noise rather than breakdown, and 
one example is given in Fig. 1(b). This supports that the 
fluctuation in Fig. 1(a) originates from the random 
charge/discharge of traps in gate dielectrics. 
The large DDV of WDF in Fig. 1(a) can have two sources: a 
large variation of trap number per device and a large variation 
of the impact of one trap on devices. To explain the latter, one 
should note that the current flow in the device is not uniform 
[21]. The trap will have a larger impact on a device when the 
local current beneath it is high [27]. It has been shown that the 
impact of a trap on the device follows an exponential 
distribution [21]. 
The WDF introduces uncertainty to the HCA after a given 
stress: the parameter shifts can be anywhere between the upper 
envelope (UE) and lower envelope (LE) of the WDF [19,20]. 
LE is caused by the defects that do not discharge. Fig. 1(a) 
shows that LE increases with HCA stress levels, so that these 
defects were charged by the HC stress. Once they are charged, 
they remain charged during the measurement. In contrast, ‘UE’ 
is the upper-envelope of the fluctuation. It contains two 
components: LE and the fluctuation. It represents the ‘total’ 
degradation level. When a commercial ‘DC’ source-and- 
measure unit is used, it effectively takes the average within, for 
example, 10 ms, as the ‘DC’ line marked out in Fig. 1(b). 
 
 
 
Fig. 2. (a) HCA kinetics for the mean of 40 W=90nm devices. UE, DC, and LE 
have different ‘n’ (inset). (b) Incorrect inclusion of an as-grown component, 
‘C’, gives an apparent lower ‘n’. 
 
Given this uncertainty, the challenge is how to extract the 
time exponent, n, reliably for nano-devices. One effective 
method for suppressing the fluctuations in Fig. 1 is to use the 
mean value of multiple devices. Fig. 2(a) shows that smooth 
data are obtained for the UE, LE and DC, when the mean of 40 
devices was used. The n extracted from these three, however, 
are different, with UE giving the lowest and LE having the 
highest n. This leads to the cross-over of LE from UE, when 
(a) 
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extrapolating ahead, which is not physically meaningful, as the 
LE should never be higher than UE [19,20].    
To investigate whether UE or LE should be used for 
extracting n, we examine their dependence on HCA. Fig. 3(a) 
clearly shows that LE increases progressively with HCA time, 
but the WDF=UE-LE remains the same. As a result, LE is 
caused by HCA, while WDF is not. WDF originates from the 
‘as-grown’ defects in fresh devices [27,28]. To further support 
this, Fig. 3(b) shows that the mean of WDF for 40 devices is a 
constant against HCA time.  
Since WDF is not caused by HCA, it should not be included 
when extracting the HCA time exponent [27]-[29]. In another 
word, n should be extracted from LE, rather than UE. UE gives 
a lower apparent n, because it contains as-grown traps. This can 
be demonstrated in Fig. 2(b): adding a constant to a power law 
leads to an apparent lower n.  
 
 
Fig. 3. (a) For L×W=27×90nm, LE increases with HCA, but WDF=UE-LE 
does not. (b) The µ_WDF of 40 devices and its sigma do not increase with 
stress time. 
B.  The contribution of PBTI 
When stressed under Vg=Vd, the electrical field over the 
gate dielectric is not uniform. At the source end, the device 
suffers from positive bias temperature instability (PBTI) [12], 
while HCA dominates at the drain end for short channel. For  
long channel nMOSFETs (e.g. 1.5 µm), it is well known that 
HCA reduced for higher temperature [30]. Both HCA and 
PBTI, however, rise with temperature for modern CMOS nodes 
[12,23]. PBTI is process-dependent [31] and we now assess the 
relative contribution of PBTI to the aging for our devices under 
125 oC. Two test sequences were used in Fig. 4: 
(i) HCA(1st stress)-PBTI(2nd stress)-HCA(3rd stress); 
(ii) PBTI(1st stress)-HCA(2nd stress)-PBTI(3rd stress). 
The same Vg were used for all stresses. A comparison of the 
two ‘1st stress’ in Fig. 4(a) shows that the HCA is clearly 
stronger than PBTI. The PBTI (2nd stress, the symbol ‘Δ’ in Fig. 
4(a)) after the HCA (1st stress) only produces modest further 
aging. In Fig. 4(b), we remove the 2nd stress period, so that the 
HCA (3rd stress, ‘ ’) is joined together with the HCA (1st 
stress, ‘ ’). It can be seen that two HCA essentially follows the 
same kinetics, so that the impact of the PBTI (2nd stress) on the 
HCA kinetics is modest. As a result, the HCA kinetics reported 
in this work is dominated by the hot carrier aging process. 
On the other hand, when the HCA (2nd stress, ‘ ’) was 
applied after the PBTI (1st stress), Fig. 4(a) shows ΔVth rises 
substantially above the level extrapolated from the power law 
line of the PBTI (1st stress), confirming the dominance of HCA. 
When HCA (2nd stress) was removed and the PBTI (3rdstress) is 
joined with the PBTI (1st stress), Fig. 4(b) shows that the two 
PBTIs do not follow the same kinetics.  
It should be pointed out that, although HCA dominates the 
aging kinetics under our test conditions (Vg=Vd and channel 
length less than 36 nm), the relative strength of PBTI against 
HCA will increase for longer channel and higher Vg/Vd. 
 
 
Fig. 4. (a) The black set of symbols follow the test sequence of HCA(1st stress), 
PBTI(2nd stress), and HCA(3rd stress). The red set of symbols follow the test 
sequence of PBTI(1st stress), HCA(2nd stress), and PBTI(3rd stress). (b) The 2nd 
stress periods were removed for both test sequences. The HCA kinetics is 
hardly affected by the preceding PBTI, but PBTI kinetics is substantially 
affected by the preceding HCA. 
 
 
Fig. 5. Typical tests for extracting the voltage exponent repeats the tests under 
several different biases. The forward and reverse ΔVth measured under 
Vd=0.1V agrees well here. The drain for stress and measurement is the same for 
the forward measurement, while the drain was swapped with the source after 
stress for the reverse measurement. 
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C. Extraction of voltage exponent, m 
The voltage exponent, m, is conventionally extracted by 
repeating the HCA under several (e.g. 4~6) different stress 
biases with one new device used for each bias, as shown in Fig. 
5. This is acceptable for large devices where the DDV is 
negligible and only one test is needed for each bias. For 
nano-meter devices, however, multiple tests have to be carried 
out to take their considerable DDV into account [21,22]. The 
test time becomes costly and there is a need to reduce it. 
A voltage-step-stress (VSS) technique has been proposed for 
negative bias temperature instability [32] that allows m being 
extracted from just one device and reduces the number of tests 
by ~80%. We investigate the applicability of VSS to HCA here, 
first on a large device (27×900 nm) and then on nano-devices. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. Voltage-Step-Stress (VSS) technique for HCA. (a) One device was 
stressed for a time T and the stress Vg=Vd was then stepped up. ΔVth is plotted 
against linear (b) and log (c) stress time. The stress time under high bias is 
converted to an equivalent longer time at low bias by fitting the voltage 
exponent ‘m’ (inset of (c)), based on eq. (2) in Table 1. The dashed line has 
n=0.29 and m=9.  
 
The principle of VSS is given in Fig. 6(a). The stress bias 
was applied for a given time and then raised in steps, so that 
different stress biases were applied to the same device. For the 
same stress time, HCA is higher under higher biases and  
typical results are given in Fig. 6(b). A HCA under a higher bias 
is equivalent to a HCA under a lower bias for a longer time, as 
illustrated in Figs. 6(a)&6(c) and this equivalent time can be 
evaluated by [32], 
 
𝑇𝑁 = 𝑇(𝑉𝑁/ 𝑉)
𝑚/𝑛.     (2) 
 
With n extracted from the 1st stress step, m can be extracted by 
converting the data in Fig. 6(b) to a power law in Fig. 6(c). m is 
fitted here by minimizing the least square error between the test 
data and the power law, as shown by the inset of Fig. 6(c). 
We now apply the VSS technique to nano-devices. Although 
there is a large DDV, Fig. 7 shows that their mean value agrees 
well with that of a large device. As a result, the time and voltage 
exponents for the mean value of nano-devices can be extracted 
in the same way as that used for a large device: the n can again 
be extracted by fitting the first stress step and m is extracted by 
fitting the data at other voltage steps with the power law, as 
illustrated in Fig. 6(c). 
 
D. Verification of the extracted model 
 As the original mission for developing a model is to use it to 
make prediction, a model should be validated by verifying its 
prediction capability.    
The test data under high stress biases (1.3 ~ 1.7 V) in Fig. 6 
was used to extract the HCA model. We now verify its 
capability of predicting the HCA under low operation biases 
(0.9 ~ 1.2 V). Fig. 8 shows that the model prediction (lines) 
agree well with the mean test data. It should be emphasized that 
the test data in Fig. 8 themselves were not used for fitting the 
model parameters.    
Based on the extracted model with n=0.29 and m=9, Fig. 8 
projects a mean ΔVth_LE=18 mV under an operation voltage 
of 0.9 V for 10 years. Adding the WDF, we have 
ΔVth_UE=25.5 mV. Once the mean, µ, is predicted, the next 
task is to determine the standard deviation, σ. 
It has been proposed that the time-dependent DDV follows a 
defect-centric model [21,22,33]. This model predicts that the 
relation between µ and σ is [33], 
 
𝜎 = √2𝜂µ ,      (3) 
 
where η is the average impact of a trap on the device. Fig. 9(a) 
shows that HCA-induced DDV follows this relationship well. 
For a given predicted µ, the corresponding σ can be determined 
from (3) fitted in Fig. 9(a). For example, for µ=25.5 mV, the 
corresponding σ is 13.0 mV. Fig. 9(b) shows that the statistical 
distribution of HCA-induced DDV agrees well with the 
defect-centric model.  
V 
V1 
(a) 
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E.  Assessing the accuracy of statistical properties, µ and σ 
As mentioned earlier, HCA tests are time consuming and 
only a limited number of DUTs can be used in practice for 
extracting the statistical properties: mean (µ) and standard 
deviation (σ). For a given number of DUTs, the question is how 
accurate the extracted µ and σ is. This information is missing 
from early works and we will develop a new method to address 
it next. The results in this section are from simulation. 
The defect-centric model has been verified based on the test 
results of 92,000 DUTs from 4000 lots [22] and the HCA 
reported here also follows it well. We can use this model to 
assess the accuracy of µ and σ extracted from a given number of 
DUTs by generating HCA in each hypothetic device, as 
detailed below. 
To determine the statistical distribution of the defect-centric 
model, two parameters are needed: the average number of traps 
per device, Nt, and the average ΔVth induced by one trap, η. 
The η can be estimated from (3) and Fig. 9(a) and is ~ 3.4 mV. 
With a typical lifetime criteria of 25 ~ 50 mV, Nt will be in the 
range of 7 ~ 15. 
Once η and Nt is known, the number of traps in a hypothetic 
device, nt, can be randomly generated by using Poisson 
distribution and the threshold voltage shift induced by a trap, 
ΔVth,i, can be obtained by using the exponential distribution, 
according to the defect-centric model [21,34]. The total ΔVth 
of this device is the sum of each-trap induced shift, 
 
𝛥𝑉𝑡ℎ = ∑ 𝛥𝑉𝑡ℎ, 𝑖𝑛𝑡𝑖=1 .   (4) 
  
We will use Nt=7.5 and η=3.4 mV to demonstrate the 
method. The ΔVth for a hypothetic device, DUT1, is calculated 
according to (4). If we assume X devices have been used for 
evaluating µ and σ in a test, i.e. the test 1 in Fig. 10, we can 
statistically calculate the ΔVth for these X devices. These X 
ΔVth can then be used to calculate one µ and one σ, as 
represented by a data point in Figs. 11(a)&11(b), respectively.       
 
 
 
 
 
Fig. 7. The mean of 40 90×27nm devices agrees well with one 900×27nm for 
VSS stresses. 
 
 
 
Fig. 8. A comparison of the model prediction with the test data for ΔVth. The 
model parameters in eq. (1) were extracted from VSS accelerated tests (see Fig. 
7). The test data at lower voltages in this figure were not used for extracting the 
model parameters. 
 
 
 
Fig. 9. Statistics of HVA-induced DDV. The lines are fitted with the 
defect-centric distribution. (a) Sigma versus mean. (b) Distribution after 
different stress time.  
  
 If another test engineer repeated the same test, i.e. the test 2 
in Fig.10, a different group of X devices would be used, 
producing a different µ and σ and give another data point in Fig. 
11. Fig. 11 shows the statistical spread for 1000 tests, i.e. 
M=1000 in Fig. 10, when X DUTs were used for each test. The 
X was varied between 20 and 1000. As expected, the spread 
becomes increasingly larger when a smaller number of DUTs 
were used for the test. 
 
 
Increase  
stress time 
(a) 
(b) 
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Fig. 10. An illustration of statistical tests: In a hypothetic Test 1, engineer 1 
used X DUTs for extracting the µ and σ of HCA. In test 2, engineer 2 also used 
X DUTs, but will obtain different µ and σ, because a different set of devices 
were used. 
 
The number of DUTs is not the only parameter controlling 
the accuracy of µ and σ. Fig. 12 shows that for a given X=100, 
the spread reduces for higher Nt, because a higher number of 
traps per device averages out device variations to a certain 
extent.  
This work used 40 DUTs and we now assess the accuracy of 
the evaluated µ and σ. Fig. 13(a) shows that the evaluated µ has 
an accuracy within ±14% for Nt=10,with a 95% confidence. To 
assess the impact of Nt, Fig. 13(b) shows that the accuracy 
reaches ±6% when Nt=40. If 1000 DUTs were used, the 
accuracy will improve to ±2.6% for Nt=10 and ±1.3% for 
Nt=40.  
 
 
 
Fig. 11. The µ (a) and σ (b) extracted for different DUTs (X in Fig. 12). For a 
given X, the tests were repeated 1000 times (M=1000 in Fig. 12).  
 
 
 
Fig. 12. The impact of the average number of traps, Nt, per DUT on the µ (a) 
and σ (b) extracted for DUTs=100 when the tests were repeated 1000 times 
(M=1000 in Fig. 10).  
 
 The corresponding σ is given in Fig. 14. When DUTs=40, the 
evaluated σ has an accuracy within ±24% for Nt=10, not as 
accurate as µ. An increase of Nt to 40 only makes a modest 
improvement to ±22%. With 1000 DUTs, an accuracy of ±5% 
can be achieved for Nt=10.  
 
 
Fig. 13. The dependence of the accuracy of mean value, µ, on the number of 
DUTs used in a test for Nt=10 (a) and Nt=40 (b). The accuracy with a 95% 
confidence is marked out for 40 devices. 
 
 
 
Fig. 14. The dependence of the accuracy of standard deviation, σ, on the 
number of DUTs used in a test for Nt=10 (a) and Nt=40 (b). The accuracy with 
a 95% confidence is marked out for 40 devices. 
IV.  CONCLUSION 
 
This work investigates the key issues and provides solutions 
for characterizing the hot carrier aging of nano-devices. It is 
shown that the WDF is not caused by the HCA, so that they 
must be excluded, when extracting the HCA time-exponent. 
This can be achieved by using the lower envelope of WDF. The 
commercial source-and-measure unit measures a data point by 
taking the average within a period. This includes a part of 
WDF, resulting in an under-estimation of time exponent. The 
voltage exponent can be extracted by using the VSS technique, 
reducing the number of tests by ~80%. HCA follows the 
defect-centric model well. Based on this model, the accuracy of 
the mean and standard deviation of device-to-device variation 
can be estimated for a given number of DUTs. For 40 DUTs 
with an average 10 traps per device, the accuracy for µ and σ is 
±14% and ±24%, respectively with a 95% confidence. 
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